Abstract
Various techniques have been applied in modern CMOS technology to passivate interface traps, thus improving digital performance and reliability. Although these methods are effective, they all clearly add process complexity and cost. In this paper, a novel method, without adding a single extra step, is introduced to reduce thick-Tinv PMOS interface trap density. Experimental results confirm that depositing a tensile liner film first in the dual stress liner process can reduce the interface trap density of thick-Tinv PMOS effectively. The passivation, which is verified by charge pumping results, is believed to be due to the annealing effect of the hydrogen in the tensile liner driven by the UV anneal step used in stress transfer.
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Disclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.