Abstract
A 2-dimensional mathematical model which includes the avalanche multiplication and internal self-heating effects has been used to predict the internal behaviour of a typical high-voltage power-transistor design. Collector n−-n+ interface is the region of high electrical and thermal stresses which cause second-breakdown failure at high-current and high-voltage operating conditions.
Full Text 
Sign-in/Register to access full text options
Sign-in/Register to access full text options 
Published version (
Free)
Free) 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a call
