Abstract
A technology independent correct-by-construction module generation for analog circuits is described. The designer selects an arbitrary analog circuit partition in the schematic, and the procedure generates the corresponding layout as a optimal stack of transistors with complete intra-module connectivity. The matching requirements are used as the primary constraint along with considerations for parasitics, aspect-ratio, and area. For each of the modules, the port structures are also created for simplified routing. Corresponding to the selected circuit partition, a fully parameterized design rule independent module is generated. Any changes in the schematic and the design rules are automatically reflected in each of the modules. Results are demonstrated through a test chip.
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
