Abstract
System-level design has become the rage in the electronics world, with systems-on-chip (SoCs) becoming routine, the electronic system level appearing in design flows, and various system-level design notations becoming common. Unfortunately, where the system level exactly begins and what it encompasses remains a matter of ongoing debate. The late 1990s saw the efforts emerge to actively support the system level in electronic system design. Several languages and approaches emerged and flourished, including SystemC, SystemVerilog, VHDL 2008, SysML, and Rosetta. The paper discussed that by evaluating language constructs and their usage, Rosetta can provide insight into system-level design.
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
