Abstract
In this paper we give a new, systematic method to generate robust two-pattern test sets for transistor stuck-open (TSOP) faults in CMOS complex gates, using the Karnaugh map under a new approach. We consider CMOS complex gates consisting of transistor networks of either the sum of products (SP) or the products of sum (PS) forms. Following the proposed method, all the unteslable TSOP faults are easily identified and the corresponding networks can be redesigned in order to become robustly testable. Our method is so simple and straightforward that it can be applied easily and quickly even in a manual processing way.
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Disclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.