Abstract

RISC (reduced instruction set computer) architecture is now widely accepted as a means for achieving high performance with microprocessor technology. The first generation of RISC systems offers almost three times higher performance than their CISC (complex instruction set computer) counterparts using similar technology and machine organization. Continuing advances in semiconductor technology allow superscalar and superpipelined implementations of RISC architectures. Such implementation can provide a tremendous improvement in performance. The next generation RISC machines will feature superscalar or superpipelined single chip implementation with on-chip caches. >

Full Text
Published version (Free)

Talk to us

Join us for a 30 min session where you can share your feedback and ask us any queries you have

Schedule a call