Abstract
Nanoscale side-contacted field effect diode (S-FED) has been introduced to realize high frequency and low power consumption in the realm of the logic gates. Two gates on the channel in S-FED structure make it possible to apply different work functions into the gates. Different gate work functions lead to unbalance carrier concentrations into the channel due to the band bending just beneath the gates. This condition complies with S-FED operation modes. Accurate investigations show drive current increases due to the appropriate carrier accumulation under the gates, therefore, using a single device with large drive current make it applicable to design high frequency and low power consumption logic circuit.
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Disclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.