Abstract

An advanced Josephson junction fabrication process has been developed for making high-quality junctions for Nb or NbCN integrated circuits. The RHEA (resist-hardened etch and anodization) process uses a successive plasma hardening of photoresist, reactive-ion-etch, and anodization process sequence to pattern and fabricate fine-geometry junction devices to below 1- mu m feature size. It is a simple, low-defect process that minimizes critical dimension bias, reduces critical dimension bias dependence on junction geometry, and allows the design flexibility of making either overlap or inside contact from interconnect layer to the junction devices. Key features of the process and experimental results are presented. This process is compared with other existing Josephson junction patterning processes, and the extendibility of the process to VLSI Josephson junction technology is discussed.

Full Text
Paper version not known

Talk to us

Join us for a 30 min session where you can share your feedback and ask us any queries you have

Schedule a call

Disclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.