Abstract
As the demand for high-performance and energy-efficient integrated circuits continues to grow, power consumption in Very Large Scale Integration (VLSI) designs, especially in arithmetic units like multipliers, remains a critical concern. This paper presents a comprehensive review of various power reduction techniques employed in VLSI multipliers, highlighting recent advancements and key challenges in achieving lower power consumption. The review begins with an overview of the importance of power reduction in VLSI design and its impact on overall system performance. A significant portion of the paper is dedicated to circuit-level techniques, which are crucial for power reduction in VLSI multipliers. Furthermore, this review addresses the trade-offs between power reduction techniques and performance metrics such as speed and area utilization. It emphasizes the importance of carefully selecting the appropriate combination of techniques based on the specific application requirements.
Sign-in/Register to access full text options 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callMore From: International Journal For Multidisciplinary Research
Disclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
