Abstract

With the continuous shrinkage of transistor sizes in very large scale integrated circuits, power consumption forms a serious concern to be tackled. With their ability to allow for zero energy dissipation, reversible circuits have been considered as promising solution to meetup with low power design requirements. Moreover, advances in their synthesis methodologies can be easily applied to quantum circuits due to the inherited reversibility of the latter. Although numerous algorithms have been proposed in the literature to synthesize reversible circuits and map them into their corresponding quantum circuits, the scalability and computational effort of such algorithms form a serious concern when synthesizing large size input functions. Binary Decision Diagram-based synthesis for reversible circuits has shown great evidence in realizing reversible circuits with low quantum cost through exploiting proper reduction rules for smaller graph size. However, the order of the variables in the decision diagram impacts its overall size, and thus, the cost of its corresponding reversible circuit. While several reordering algorithms have been proposed in this manner, their direct impact on the quantum cost has not been considered. In this article, a Binary Decision Diagram-based algorithm for reversible circuit synthesis is proposed to synthesize reversible circuits for a given Boolean function with low quantum cost through exploiting a linearized relationship between the decision diagram size and the corresponding quantum cost. Thereafter, different decision diagram reordering algorithms have been integrated with the proposed algorithm and compared in terms of their impact on the quantum cost. Experimental results show that Genetic Algorithm-based reordering for decision diagram, supported with, cycle crossover, inverse mutation, and tournament selection, results in the least quantum cost of the output circuit if compared with other algorithms due to its property in preserving the nodes of the decision diagram in their near-optimal locations during the optimiation recipe.

Highlights

  • While advanced technology nodes continue scaling down in terms of transistor sizes, power dissipation represents a major obstacle in the development process of high performance Integrated Circuits (ICs)

  • It is important to mention that in addition to the application of reversible circuit’s synthesis with low quantum cost, the proposed Binary Decision Diagram (BDD) reordering algorithms whose objective is to reduce the BDD size can be applied for other applications, wherein, the BDD size is directly related to the time and space complexity of the digital system represented by the BDD outputted from the algorithm mentioned in this work

  • The outcomes have emerged that exploiting meta heuristic optimization algorithms in reordering of BDDs leads to smaller BDD size which turns out to a lower overall cost

Read more

Summary

INTRODUCTION

While advanced technology nodes continue scaling down in terms of transistor sizes, power dissipation represents a major obstacle in the development process of high performance Integrated Circuits (ICs). Some algorithms have been proposed to reduce the number of constant inputs and garbage outputs through detecting and eliminating redundant lines during the synthesis process [11], [12] Such algorithms might increase the quantum cost as well as the number of reversible gates needed to realize the required functions. A comprehensive comparative study between different BDD reordering algorithms when integrated with the proposed synthesis algorithm, is conduced This comparison includes: gate count, line number, and most importantly, the quantum cost of the synthesized reversible circuit. It is important to mention that in addition to the application of reversible circuit’s synthesis with low quantum cost, the proposed BDD reordering algorithms whose objective is to reduce the BDD size can be applied for other applications, wherein, the BDD size is directly related to the time and space complexity of the digital system represented by the BDD outputted from the algorithm mentioned in this work.

PREVIOUS WORK
BINARY DECISION DIAGRAM TERMINOLOGY
PROBLEM FORMULATION
CONCLUSION AND FUTURE WORKS
Full Text
Published version (Free)

Talk to us

Join us for a 30 min session where you can share your feedback and ask us any queries you have

Schedule a call