Abstract
We are developing a compiler system, Melasy+, which is at a level higher than compiler systems of various model-checking and hardware description languages. Melasy+ describes a single code and allows model-checking and operation tests on an actual machine via a code generator for each language. In this study, for an XML intermediate representation code that was output by Melasy+, the elements of the target circuit are analyzed to generate a detailed list and then static analysis of the circuit is carried out. The net list after regeneration is a digraph and the meta-information obtained in the analysis is given to its edge.
Sign-in/Register to access full text options 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
