Abstract
An approach of intelligent retargetable compiler is introduced to overcome the gap between hardware and software development and to increase performance of embedded systems. It focuses on knowledgeable treatment of code generation where knowledge about target microprocessor architecture and human-level heuristics are integrated into compiler expert system. Structure of an experimental compiler supporting code generation for DSPs and VLIW-DSPs is described. A technique to detect optimal instruction set architecture for program execution is presented. Results of code generation experiments are presented for DSPstone benchmarks.
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
