Abstract

The experimental time-dependent dielectric breakdown and ON voltage reliability of advanced FD-SOI Z2-FET memory cells are characterized for the first time. The front-gate stress time is shown to significantly modulate the ON voltage and, hence, the memory window. The Weibull slope, $\beta $ , indicating the device variability to breakdown, and the time to soft breakdown, $\alpha $ , present different trends depending on the cell geometry. This fact highlights the tradeoff between variability and reliability to account for in Z2-FET designs.

Full Text
Paper version not known

Talk to us

Join us for a 30 min session where you can share your feedback and ask us any queries you have

Schedule a call

Disclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.