Abstract

Silicon CMOS devices are subject to some limitations as the dimensions are scaled down for VLSI applications. The incorporation of SiGe into the p-channel device can reduce parasitic bipolar action and punchthrough susceptibility. The authors compare the properties of elevated source and drain devices with and without Si/sub 1-x/Ge/sub x/ in the source and drain regions. We show that the parasitic bipolar gain is reduced by a factor of 18 and that the punchthrough effects seen in silicon devices are absent in the Si/sub 0.8/Ge/sub 0.2/ devices.

Full Text
Paper version not known

Talk to us

Join us for a 30 min session where you can share your feedback and ask us any queries you have

Schedule a call

Disclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.