Abstract
Abstract The object of this paper is to propose new architecture which can reduce the number of processing elements for parallel local image processing under the premise of real‐time performance. For large‐sized local image processing, this architecture will save much space as it is suitable for being designed into VLSI chip. For example, the traditional parallel architecture will use 9 PEs for a 3×3 convolution, while the Reduced Processing Element Architecture (RPEA) only requires 2 PEs to achieve the real‐time performance.
Sign-in/Register to access full text options 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
