Abstract

Internal charges will affect the delay behaviour of a CMOS gate. To estimate each individual delay component due to charges stored in the different internal nodes, the effective resistance of each internal node is first computed. A recursive algorithm EER is proposed to solve this problem efficiently.

Full Text
Paper version not known

Talk to us

Join us for a 30 min session where you can share your feedback and ask us any queries you have

Schedule a call