Abstract
A reconfigurable memory architecture and lookup technique for IP packet forwarding engines is presented. This is a flexible technique that significantly elevates the scalability of the next generation network processors and other packet processing equipments, especially in terms of increased routing table sizes, increased traffic and bandwidth, increased frequency of route updates, and migration to IPv6.
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
