Abstract
Abstract We are developing truly monolithic pixel detectors with a 0.2 μm silicon-on-insulator (SOI) CMOS technology, which is intended to be utilized in various research fields, such as high-energy physics, X-ray material analysis, astrophysics and medical sciences. In the development project, KEK has organized several Multi Project Wafer (MPW) runs and the process has been incrementally improved. Czochralski (CZ-) and Float-Zone (FZ-) silicon has been used as a starting material for the detector fabrication. Using FZ-SOI wafers, the detectors worked at full depletion below the breakdown voltage. The up-to-date integration-type pixel detector with 14 μm pixel size has excellent spatial resolution.
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
