Abstract
The charge-coupled device (CCD)-based vertex detector for SLD (the Stanford Linear Detector) will generate a prodigious volume of data for each trigger. A powerful signal-processing technique that uses pipelined ASIC (application-specific integrated circuits) processors to filter the data in real time is described. This cluster processor technique is designed to extract the CCD image signal from the readout noise efficiently and in real time without producing an excessive volume of unwanted noise data. By operating 'on the fly,' and with extensive use of pipelining, dead-time effects are independent of the volume of data and are entirely negligible.< <ETX xmlns:mml="http://www.w3.org/1998/Math/MathML" xmlns:xlink="http://www.w3.org/1999/xlink">></ETX>
Sign-in/Register to access full text options 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
