Abstract
An Field Programmable Gate Array(FPGA)-based implementation scheme is proposed to address the problem of parallel conversion required for high-speed serial data output from Complementary Metal Oxide Semiconductor(CMOS) image sensors in digital camera development. The hardware circuit is designed to connect the Low-Voltage Differential Signaling(LVDS) exclusive interface of FPGA with the CMOS image sensor high-speed serial data LVDS output interface to ensure the reliability and stability of high-speed serial data transmission, and the FPGA program is designed to adopt a multi-level shift strategy to solve the contradiction between the high conversion frequency and FPGA resources in high-speed serial data to parallel data conversion. The solution has been verified in practice, not only realizing the problem of CMOS high-speed serial data output to parallel conversion, but also ensuring the real-time performance in conversion.
Sign-in/Register to access full text options 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
