Abstract

The architecture design for a high-speed front-end video prefiltering is described, this being part of an effort to develop a real-time range-doppler digital SAR processor to produce image maps of the scanned area immediately as raw data are collected. The evolved architecture consists of three-dimensionally interconnected planes of modified transverse FIR parallel tapped elements. Both the range and azimuth prefilterings are performed simultaneously in a continuous input-output flow without the need to consider corner turning. The computation load has been reduced to one complex multiplication and two complex additions.

Full Text
Published version (Free)

Talk to us

Join us for a 30 min session where you can share your feedback and ask us any queries you have

Schedule a call