Abstract
A description is given of a real-time implementation of the vector sum-excited linear predictive (VSELP) speech coder, which has been chosen as the digital cellular standard in North America and Japan. This real-time implementation of the VSELP algorithm is realized using a 16-bit general-purpose digital signal processor (GPDSP) with an onchip codec. The principles of the VSELP algorithm and the real-time implementation of the algorithm on the GPDSP chip are addressed. Also discussed are the finite word length effects and possible methods to reduce the effects. >
Sign-in/Register to access full text options 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
