Abstract
In this paper, we present a real-time embedded implementation of the binary masking algorithm, which has been shown to significantly improve speech-in-noise intelligibility. Our real-time implementation relies on a balance of parallel processing and hardware pipelining. We have tested and evaluated our implementation on a Spartan 3A FPGA. The measured latency was 8.5 ms . The highest measured improvement in short-time objective intelligibility was 85%.
Sign-in/Register to access full text options 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callMore From: IEEE Transactions on Biomedical Circuits and Systems
Disclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
