Abstract
Architects of multicore chips for avionics must define and bound intercore interference, which requires assuming a constant worst-case execution time for tasks executing on the chip. With the Single Core Equivalent technology package, engineers can treat each core as if it were a single-core chip.
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have