Abstract
Current rateless codes coding schemes ignored the order recovery of packets. To cope with this problem, average delay and maximum memory consumption were proposed as performance indices to characterize the order recovery performance, then a coding scheme based on two stages coding was proposed to improve the order recovery performance. Encoding of the front k coded symbols is the first stage, which the i th coded symbol is compose of the i th packet and other d i -1 packets which are chosen from the front i-1 packets with equal probability. Encoding of the remaining infinite coded symbols is the second stage which the packets are chosen from all packets equal probably. The simulation results show that the rateless codes from the proposed scheme have better order recovery performance, meanwhile have high bandwidth efficiency and good uniformity recovery than LT codes.
Sign-in/Register to access full text options 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callMore From: Indonesian Journal of Electrical Engineering and Computer Science
Disclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
