Abstract

This article presents a radiation-hardened Cortex-R4F system-on-chip prototype with integrated total ionizing dose (TID) dynamic compensation capabilities, designed and fabricated in 28-nm fully depleted silicon-on-insulator (FD-SOI) technology. The processor was made robust to single-event effects, thanks to several design techniques: error correcting code (ECC) protected and bit-interleaved memories, optimized radiation-hardened sequential cells, and sensitive logic cells filtering. To counter the TID effects on the processor functionality and performances, the system embeds an integrated digital dosimeter. The dosimeter is capable of computing the TID in real time and providing the information to the system. Using a software lookup table (LUT), coupled with 28-nm FD-SOI technology support of asymmetric and wide-body-biasing, the reported TID can be converted to a request made to an external body-bias generator and be fully compensated. The system, operating at 0.9 V and 500 MHz, was tested under space grade radiations and has shown no failure in the 0 krad(Si) to 50 krad(Si) TID range.

Full Text
Paper version not known

Talk to us

Join us for a 30 min session where you can share your feedback and ask us any queries you have

Schedule a call

Disclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.