Abstract
In recent years, semiconductor manufacturing has become increasingly complex due to device size reduction. Hence the manufacturing cycle time, also called turn around time (TAT), which is defined as the time required from wafer input through probing test, becomes longer year by year. This renders the delay between the occurrence of process defects and their detection a significant problem. On the other hand, customer demands for faster delivery are increasing as product life cycles are getting shorter. Hence, TAT reduction is important for semiconductor manufacturers not only to satisfy customer requirements, but also to remain competitive in their market. This paper examines the financial benefits of TAT reduction in ramping up a new process using stochastic simulation. Results indicate that reducing TAT in the ramp-up phase is important, and that even small reductions can have significant effects over the life cycle of a process.
Sign-in/Register to access full text options 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callMore From: IEEE Transactions on Electronics Packaging Manufacturing
Disclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
