Abstract
A plan-view analytical method to detect nano-voids of deposited copper layers, especially for the fabrication of printed circuit boards, was investigated using transmission electron microscopy (TEM). Through electroless plating, thin copper layers were directly deposited on small silicon nitride window grids, and the presence of nano-voids within the deposited copper layers were confirmed with various TEM analytical techniques. The amount and size of the nano-voids were further quantified from the plan-view TEM images, making it possible to compare quickly multiple samples prepared under various plating conditions. This analytical method is practical as it is faster in detecting and measuring nano-scale defects when compared to typical cross-sectional analytical methods.
Sign-in/Register to access full text options 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
