Abstract
The Quality-of-Service-Network-on-Chip (QNoC) architecture is used in complex System-on-Chip (Soc) for intercommunication. For high efficiency and throughput, Buffer Virtual-Channel (VC) input port NoC is utilized. In order to provide a good Quality-of-Service (QoS), input port buffer area optimization is important. Compared to traditional VC approaches, the current efficient dynamic VC (EDVC) organizes the buffers in an effective way to minimize area overhead for enhanced performance. In this paper, we propose an Isochronous Efficient Dynamic Virtual Channel (IEDVC) router architecture that aims to effectively organize the VC input port, prioritise packets, and provide good communication. To enhance the QoS, techniques such as frequency boosting and error termination have been introduced. Thus, with all modifications, the results of IEDVC showed that it utilizes the 14.19 % less hardware, with a 3.7% and 3.8% increase in frequency and throughput respectively.
Sign-in/Register to access full text options 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
