Abstract
Compact electro-thermal simulation of an ESD event in a semiconductor structure requires proper definition and calibration of the equivalent thermal circuit. We demonstrate an approach to determine the device temperature during square pulse stress on the basis of the temperature dependence of the avalanche breakdown voltage. This global temperature is relevant to the transient IV-characteristic. The simulation accuracy of an HBM-stressed diode is improved significantly.
Sign-in/Register to access full text options 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
