Abstract
AbstractToday, low‐cost, high‐performance processors are required in many products such as portable terminals and network appliances, and the demand for on‐chip multiprocessors is increasing. The authors have proposed a semi‐shared pseudo set associative cache for on‐chip multiprocessors, or pSAS, which offers both high speed of the snoop cache and on‐chip cache memory efficiency of the shared cache. Although pSAS can directly access other caches with some delay, its performance deteriorates if it continues to access other caches. In this article, we propose the pSAS/c cache that solves this problem by copying frequently accessed data into self‐cache and accessing it as fast as the snoop cache. © 2003 Wiley Periodicals, Inc. Electron Comm Jpn Pt 2, 86(9): 76–84, 2003; Published online in Wiley InterScience (www.interscience.wiley.com). DOI 10.1002/ecjb.10183
Sign-in/Register to access full text options 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callMore From: Electronics and Communications in Japan (Part II: Electronics)
Disclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
