Abstract
This paper reviews the concept, manufacturing process and electrical characteristics of a novel self-aligned SiGeC HBT structure suitable for thin-film SOI substrates. It then describes the integration of this device into 130nm SOI CMOS technology, and presents early results on the development of a complementary pnp HBT.
Full Text 
Sign-in/Register to access full text options
Sign-in/Register to access full text options 
Published version (
Free)
Free) 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a call
