Abstract
Methods were proposed for project verification and directed design of the superchip tests represented in VHDL at the RTL level. The problem of test design and project verification was solved on the basis of the CNF-satisfiability of some system of Boolean functions.
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have