Abstract
This paper presents a programmable logic array (PLA) layered structure composed of single-electron tunneling transistor (SET) devices. In this array bits of information are represented by the presence or absence of single electrons at conducting islands. A layer in the array is composed of a SET summing-inverter cell replicated for performing a programmable Boolean operation of its inputs. A number of layers are added on to implement the logic function. We confirm the correct and stable operation of the PLA matrix using a well-known single-electron circuit simulator based on Monte Carlo technique. We then discuss challenges facing SETs and end with conclusions.
Published Version
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
