Abstract

Programmable data plane pipelines are now available in line rate packet processors implemented in commercially available Ethernet switches. This development can provide a useful functionality for professional media internet protocol networks. Programmable data plane technology enables a more flexible method of controlling packet processing than previous fixed-function, software-defined networking methodologies. The packet processor parser can be programmed to extract any header desired, and match+action tables based on those headers can be more complex than in nonprogrammable switching solutions. An application of this technology is the ability for an Ethernet switch to parse the Real-Time Transport Protocol (RTP) timestamp field for frame-accurate video switching of SMPTE ST 2110–20 video flows. Another application is enabling fair multilink transport of RTP elephant flows, and a further application is to extract ST 2110–20 video header fields and make switching decisions based on sample row number fields for video compositing. This paper provides descriptions of these applications in the P4 data plane programming language and discusses implementations of some of these applications on actual network processors.

Full Text
Published version (Free)

Talk to us

Join us for a 30 min session where you can share your feedback and ask us any queries you have

Schedule a call