Abstract
Advanced MOSAIC V technology uses a graded epitaxial stack of 0-9μm n epitaxial layer grown on an n + buried layer which has been implanted into an inirinsic epitaxial layer. A study of the intrinsic epitaxial layer profile is critical for reducing the collector substrate (Ccs) capacitance which adversely affects the ECL gate delay. The importance of the intrinsic epitaxial layer profile for the performance of trench isolated high performance ASIC bipolar transistors is considered.
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Disclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.