Abstract
A PVT detection and compensation technique is proposed to automatically adjust the slew rate of a high-speed 2×VDD output buffer. Based on the detected PVT (Process, Voltage, Temperature) corner, the output buffer will turn on different current paths correspondingly to either increase or decrease the output driving current such that the slew rate of the output signal is adaptive. The proposed design is implemented using a typical 40nm CMOS process to justify the slew rate compensation performance. By on-silicon measurements, the data rate is 500/460MHz given 0.9/1.8V supply voltage with a 20pF load. Particularly, the maximum slew rate improvement is 8%, the core area of the proposed design is 0.052×0.254mm2, the maximum slew rate is 0.53 (V/ns), and the area overhead is only 31% for one single output buffer.
Sign-in/Register to access full text options 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
