Abstract
High-speed DDR3 and DDR4 memory requires tight length matching between clock and data traces so that signal timing parameters can be met. In this paper, we look at the length matching between clock and command/address/control (CAC) on daisychained signal routing for memory-down DDR3 and DDR4 DRAM. We will include the compensation for the via length as the signal traces are often routed on different layers. The compensation for via length on daisy-chained traces is usually tricky and most board layouts either do not compensate or compensate wrongly.
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
