Abstract
This paper briefly describes a non-traditional SIC (Single Instruction Computer) architecture. The designed processor allows to work with certain stage of parallelism and reconfiguration. It also works with an unusual instruction format. An instruction has four addresses — two source and two destination addresses. A simplicity of hardware design and one single-phase clock cycle instruction execution are the significant marks of the whole processor.
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Disclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.