Abstract
A technique for implementing counters, with a minimum period equal to the delay of one gate plus the delay of one flip-flop, is described. This technique is based on the concept of the pregenerated count-enable, which is presented first. Then, we apply the concept in the implementation of counters of any length. Finally, we make comparisons between the proposed and conventional design techniques.
Sign-in/Register to access full text options 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
