Abstract
The Z-source inverters (ZSIs) have many advantages over the conventional voltage-fed and current-fed inverters, and extensive research works are conducing recently. However, relatively difficult physical layouts of the Z-source networks make them less attractive in the industry applications. A good hardware design is important to handle with the inherent long high-frequency loop in order to avoid generating severe voltage overshoot in the dc-rail voltage of the ZSIs. In this paper, the high-frequency loops in various ZSIs are investigated. A dc-rail voltage clamping technique for magnetically coupled impedance source converters is proposed by using an intuitive circuit modification and addition of a clamping diode. The proposed technique is verified through simulation and experiment.
Sign-in/Register to access full text options 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
