Abstract

This paper proposes an extended Finite State Machine with Datapath (FSMD) partitioning that performs three-dimensional (3D) high level synthesis (HLS) with objectives to minimize the number of through-silicon-via (TSV) and to equip the synthesized system with power gating capability to save power. The original FSMD partitioning was proposed for conventional low-power 2D system and was only employed before HLS. Our extended FSMD partitioning problem is formulated using integer linear programming (ILP) to minimize TSVs under constraints of footprint area, power limit, number of die stacks and HLS rules. Case study has been conducted on Discrete Cosine Transform (DCT) circuit to evaluate the effectiveness of the proposed method in terms of number of TSVs and power dissipation. Besides, power gating capability is verified and analyzed.

Talk to us

Join us for a 30 min session where you can share your feedback and ask us any queries you have

Schedule a call

Disclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.