Abstract
Pipelining of combinational circuits with power, area and clock frequency constraints is a very useful way to increase operational speed of circuits. In this paper we formulate this problem as a Mixed Integer Non Linear Programming (MINLP) problem and we provide two heuristic methods to obtain good solutions. The first method is sensitivity based approach which gives good solution to circuits with large number of gates. The second method uses geometric programming method which is slower on large circuits, but works well for smaller designs. The two algorithms are tested on ISCAS-85 benchmark and circuits generated by our tool and compared for speed and efficiency. We have also studied impact of supply and threshold voltage variation on pipelining efficiency in terms of latency and total power consumption. Our experimental observations show the existence of a minimum power supply voltage and a threshold voltage at which the circuits generated have less latency and power consumption.
Sign-in/Register to access full text options 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
