Abstract
Power optimization for pipeline analog-to-digital converters (ADCs) is presented. Pipeline ADCs with identical stages, parallel multiplying digital-to-analog converters (MDACs), capacitor scaling and resolution scaling are considered. Given the ratio R between the power consumption by each MDAC and that by each comparator in the sub-ADCs, the optimum bit resolution/stage and the corresponding minimum total power consumption are derived for each architecture. ADCs with capacitor scaling always achieve the lowest minimum power consumption. For ADCs with identical stages with a typical power ratio R of 10 to 20, the optimum number of bits/stage should be three or even four. These results serve as useful guidelines for designers in choosing the optimum number of bits/stage to minimize the ADC's power consumption.
Sign-in/Register to access full text options 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callMore From: IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing
Disclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
