Power Analysis Template Attacks on AES-128 Hardware Implementations and Protection Against Them

Abstract

The purpose of this work is to research AES-128 power analysis template attack and propose a practical way to mitigate such kind of side-channel attacks. The research includes a review of power analysis side-channel attacks, an experiment with the collection of Atmega328PU chip power samples using Hantek 6022BE oscilloscope, processing collected data, and modeling – building a statistical template of the device and analyzing parameters of the side-channel attack.The work is focused on preparation and carrying out the experiment. The experimental bench layout and procedures for collecting and processing the data are considered in detail. The result of this work is the confirmation of the effectiveness of power analysis template attacks on AES-128 for Arduino Uno hardware, and a mechanism for mitigating such kind of attacks on the particular hardware and software implementation. Research materials described in the current work could be used for developing other side-channel template attack mitigation mechanisms for other cryptographic implementations.