Abstract
We propose placement and routing methods integrated in automated layout design flow for rapid single-flux-quantum (RSFQ) circuits. In order to realize small circuit area and low latency, both Josephson transmission lines (JTLs) and passive transmission lines (PTLs) are used for interconnects. Placement and routing are performed considering proper use of JTLs and PTLs. The placement problem is divided into subproblems in order to reduce the computational cost. The placement method is composed of three steps, i.e., (i) Cell clustering, (ii) Cell placement and JTL routing in each cluster, and (iii) Cluster placement. Routing among clusters are performed using PTLs. We applied the proposed design flow to sample circuits with several hundreds of gates. Though the circuit area is not fully optimized, the latency of the circuits designed with the proposed methods are smaller than those of the circuits designed manually.
Sign-in/Register to access full text options 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
