Abstract
In this paper, the pile-up amplitude distribution of pulses having the most common shape is studied (single and double RC differentation, single and double delay line differentiation). The pile-up effects on timing circuits are then analyzed, and experimental results are discussed. Finally the effeciency of pile-up rejection circuits is examined in order to design the most suitable ones.
Sign-in/Register to access full text options 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
