Abstract

Future opportunities for gigascale integration (GSI) will be governed by a hierarchy of theoretical and practical limits whose levels can be codified as (1) fundamental, (2) material, (3) device, (4) circuit, and (5) system. Theoretical system limits indicate that in rank order the most serious technological problems impeding progress towards GSI are related to (1) interconnections, (2) heat removal, and (3) transistors. Practical limits on the number of transistors per chip can be extended only if the manufacturing cost per function of GSI continues to decline, which will require, among other advances, enormous progress in semiconductor characterization.

Full Text
Paper version not known

Talk to us

Join us for a 30 min session where you can share your feedback and ask us any queries you have

Schedule a call

Disclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.