Abstract
This paper presents systematic studies performed to investigate the properties of dielectric capping layers inserted in high-k metal gate stacks. Physical mechanisms involving such material systems are studied by using identical gate dielectric stacks of La inserted in HfO2 and are studied in both gate-first and gate-last integration. The studies reveal a strong dependence on the thermal budget that the gate stacks are subjected to in forming the capping layer induced dipoles that in turn influences the dipole related threshold voltage shifts and lowered gate leakage. By varying the position of the capping layers in the HfO2 gate dielectric, the threshold voltage and gate leakage are reduced by ~ 200mV and 1.5-2 orders of magnitude respectively in gate-last integration and ~580mV and 4 orders of magnitude respectively in gate-first integration.
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Disclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.