Abstract
Phase noise simulation of a hybrid frequency synthesizer based on a PLL loop without division of the VCO frequency
Full Text
Sign-in/Register to access full text options
Paper version not known
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have